BOOM v2: An Open Source Out Of Order RISC V Core

Rocket Engines: Low Effort Design Reuse In RISC V Implementations

Fast Interrupts for RISC-V

TileLink: A Free And Open Source, High Performance Scalable Cache Coherent Fabric Designed...

Wed1345 - BOOM An Open Source RISC-V Processor, Chris Celio UC Berkeley

Как сжимаются изображения? [46 МБ ↘↘ 4,07 МБ] JPEG в деталях

Shakti M-Class Libre RISC-V SoC

RISC V State Of The Union

Возможно ли создать компьютеры с техпроцессом меньше 1 нм

The Genius of RISC-V Microprocessors - Erik Engheim - ACCU 2022

MeganWachs - Keynote RISC-V and FPGAs: Open Source Hardware Hacking

Мы стоим на пороге нового конфликта! Что нас ждет дальше? Андрей Безруков про США, Россию и кризис

The Contextual Bandits Problem

David Patterson - A New Golden Age for Computer Architecture: History, Challenges and Opportunities

LMARV-1: A RISC-V processor you can see. Part 1: 32-bit registers.

Krste Asanovic - RISC-V: Instruction Sets Want To Be Free, MeetBSD 2016

Wed1315 - PULPino A small single core RISC-V SoC - Andreas Traber, ETH Zurich

RISC vs CISC Computer Architectures (David Patterson) | AI Podcast Clips with Lex Fridman

RISC V Vector Extension Proposal

[2016] QEMU Support for the RISC-V Instruction Set Architecture by Sagar Karandikar

John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture