How to create a project in AMD Vivado | Design Source , Test Bench & Simulation | Vivado Tutorial
Автор: Circuit & Signal (C&S)
Загружено: 2026-03-06
Просмотров: 26
Описание:
How to Create a Project in Vivado | Design Source, Testbench & Simulation (AND Gate Example)
In this video, I explain the complete process of creating a project in Vivado step by step.
🔹Part 1 – Basic Concepts
What is a project in Vivado
What is a design source
What is a testbench
What is simulation output
🔹Part 2 – Practical Implementation
How to create a new project in Vivado
Writing the design source for an AND gate using Verilog
Writing the testbench
Running the simulation and analysing the waveform output
This video is useful for beginners who are learning Verilog and FPGA design and want to understand the basic workflow in Vivado.
💡 Topics Covered:
• Verilog design module
• Testbench creation
• Simulation results
• AND gate implementation
If you found this video helpful, please like, share, and subscribe for more tutorials on VLSI, Verilog, and Digital Design.
#Vivado #Verilog #VLSI #FPGA #DigitalDesign
Повторяем попытку...
Доступные форматы для скачивания:
Скачать видео
-
Информация по загрузке:
