FPGA #28 - A Serial CRC Generator Module And a Verilog Generate For loop Example

Описание: Implementing a parameterized CRC calculating module. A generate for loop is used to reflect the output.

Related Github repos involved with this video:
https://github.com/johnwinans/crc8

Verilog and other topics in this video are being discussed in the Nouveau project in this discord:   / discord  

You can support this channel on Patreon!   / johnsbasement  

This video is part of a YouTube Playlist:    • FPGA  

Music used in this video (Vibe Tracks, Alternate) was downloaded from the YouTube Audio Library: https://www.youtube.com/audiolibrary_...

#verilog
#fpga