Circuit Design Series - Design 2 | 10ns pulse from 100MHz to 10MHz Sampling (CDC)
Автор: Design with Manish
Загружено: 2025-03-02
Просмотров: 374
Описание:
In this tutorial, we tackle an important Clock Domain Crossing (CDC) problem where a 10ns pulse in a 100MHz domain needs to be safely sampled in a 10MHz domain.
Please ref the links below
https://www.electrosoftprojectsolutio...
https://www.linkedin.com/pulse/cdc-pu...
Problem Definition & Challenges in CDC
Designing a Pulse-to-Level Converter
Using 2-Flip-Flop Synchronization for Safe Sampling
Verilog Implementation & Testbench Walkthrough
Simulation & Analysis of Correct Signal Transfer
This video is perfect for VLSI engineers, FPGA designers, and students looking to understand real-world CDC design challenges and solutions.
#VLSI #FPGA #CDC #Verilog #HardwareDesign #DigitalLogic #EDA #RTL #Synchronization
Повторяем попытку...
Доступные форматы для скачивания:
Скачать видео
-
Информация по загрузке:
![CDC solution's designs[2] - Gray code encoder-01](https://imager.clipsaver.ru/0t3mIysHieM/max.jpg)
![CDC solution's designs[1] - 2 Flop Synchronizer](https://imager.clipsaver.ru/e0La9QZTRV8/max.jpg)
![CDC Solutions Designs [3]: Toggle FF Synchronizer [Pulse Detector]](https://imager.clipsaver.ru/ehWk0rdb2pw/max.jpg)
