RDMA enabled NIC on the iWave Zynq™ UltraScale+™ MPSoC Development kit Powered by AMD

Описание: iWave, at the forefront of cutting-edge technology, has showcased the remarkable capabilities of its platform by successfully implementing a 100G Ethernet solution. This was realized by using iWave’s Zynq UltraScale+ MPSoC-powered development kit and integrating AMD’s ERNIC IP on the platform. The Zynq UltraScale+ MPSoC development kit is well suited for prototyping and evaluating 100G Ethernet solutions using a high-speed QSFP-28 connector.
The demo setup includes
★ iWave’s Zynq Ultrascale+ MPSoC ZU19EG powered development kit
★ Mellanox Connect x 5 100G NIC
★ Sync 1588 PTP Enabled 1G NIC
★ MTP Cable, QSFP-28 Modules and CAT6 RJ45 Ethernet Cable
★ Ubuntu 22.04 Server PC

The AMD ERNIC IP offloads the RoCEv2 Stack onto the FPGA. The ERNIC Controller manages handshaking with various modules to facilitate data transfer, generating work queue entries and ringing doorbells for the ERNIC IP. Meanwhile, the Zynq UltraScale+ MPSoC 100G Ethernet subsystem handles the MAC and Physical layers. Additionally, the Data Pattern Generator is tasked with generating both raw data and video data patterns.
PTP (IEEE 1588 Standard) timestamp is used to synchronize time between one system to another on an Ethernet network. PTP timestamps enhance the performance of real-time applications by providing synchronized and low-latency data exchange at the nanosecond level.

Key highlights of the setup include:

★ 100G Ethernet over RoCEv2 using AMD ERNIC IP
★ Reliable Connection Transport Type
★ RDMA SEND, RDMA READ, and RDMA WRITE for incoming and outgoing packets
★ RDMA Send with Immediate, RDMA Write with Immediate Message Types
★ RDMA Performance Test using XRPING and PERFTEST Applications
★ Custom Data Pattern Generator with RAW and Video Data Pattern
★ Insertion of PTP Timestamp along with Data

Subscribe for more updates on FPGA & NIC Solutions!

For more details, visit: https://www.iwavesystems.com/news/rdm...